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ABSTRACT 1571 
A driver circuit which has low power requirements, a 
relatively small number of components and provides 
flexibility in output voltage setting. The driver circuit 
comprises, essentially, two portions which are selec- 
tively activated by the application of input signals. The 
output signal is determined by which of the two circuit 
portions is activated. While each of the two circuit 
portions operates in a manner similar to silicon con- 
trolled rectifiers (SCR), the circuit portions are on 
only when an input signal is supplied thereto. 
11 Claims, 3 Drawing Figures 
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DRIVER CIRCUIT 
The invention described herein was made in the per- 
formance of work under NASA Contract No. NAS 
1-12228 and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
There are many known electronic driver circuits 
available. However, most of these electronic driver 
circuits have specific features and functions which are 
amenable only to the specific application thereof. 
Some driver circuits are designed to use a minimum 
number of components without regard for the power 
drain or the like. Other driver circuits are designed to 
have a minimum power drain with no limit on complex- 
ity or number of components. 
Recognizing the advantages now available in inte- 
grated circuit structure, driver circuits can be designed 
with specific attention directed to reducing the power 
requirements even though the number of components 
may be increased slightly. That is, somewhat more 
complex circuits can be integrated into an extremely 
small area of a semiconductor device. Consequently, 
low power requirements become more of a controlling 
factor so long as circuit complexity does not reach 
excessive proportions. 
SUMMARY OF THE INVENTION 
The subject invention relates to a driver circuit which 
has one or more controlling input signals which are 
supplied to separate circuit portions. Each of the cir- 
cuit portions comprises one or more semiconductor 
devices such as transistors. One of the circuit sections 
may be considered to be a “source section” while the 
other section may be considered to be a “sink section”. 
In accordance with the signal supplied, one or the other 
of the circuit sections is operative and controls the total 
current supplied to a common output terminal. 
The driver circuit exhibits relatively rapid switching 
while requiring relatively low holding or  maintaining 
current. The circuit exhibits very low power require- 
ments, especially inasmuch as the input signal, rather 
than the driver circuit, supplies the holding current. 
The basic driver circuit can be implemented in sev- 
eral embodiments in order to obtain additional output 
signals with variations on the input signal requirement. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram of one embodiment of 
the instant invention. 
FIG. 2 is a second embodiment of the instant inven- 
tion wherein a single input source is utilized. 
FIG. 3 is a further embodiment of the instant inven- 
tion wherein additional sources and inputs are provided 
in order to permit a plurality of output signal levels. 
DESCRIPTION OF PREFERRED EMBODIMENT 
Referring now to FIG. 1, there is shown a schematic 
diagram of one embodiment of the invention. This 
circuit may be referred to as the basic circuit which can 
be modified as shown in the embodiments of FIGS. 1 
and 2 and includes circuit portions 100 and 101. Cir- 
cuit portion 100 is the source section while circuit 
portion 101 is the sink section. 
In FIG. 1, there are shown two separate input sources 
22 and 24 and a single output device 25. Sources 22 
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and 24 may be any suitable type of electrically switch- 
able sources. Typically, in the instant embodiment, 
input sources 22 and 24 produce signals which selec- 
tively switch between positive and negative voltage 
levels. In general, these voltage levels are relative but, 
for purposes of explanation, are considered to be posi- 
tive and negative voltages. 
Input source 24 (which supplies input signal A) is 
connected to the base electrode of transistor Q1. Tran- 
sistor Q1 is shown as an NPN type transistor with the 
emitter electrode thereof connlected to ground or other 
reference potential by resistor 11. The collector elec- 
trode of transistor Q1 is connected to the base elec- 
trode of transistor Q2. Transistor Q2 is shown as a PNP 
type transistor which has the emitter electrode thereof 
connected to source 23 by resistor 13. Source 23 is a 
suitable source for supplying appropriate voltages and 
currents to the circuit. The collector electrode of tran- 
sistor Q2 is connected to the base electrode of transis- 
tor Q3. Transistor Q3 is shown as an NPN type transis- 
tor. The collector electrode of transistor Q3 is returned 
to the base of transistor Q2 via resistor 16. The emitter 
electrode of transistor Q3 is connected to output de- 
vice 25. 
Source 23 is also connected to the collector elec- 
trode of transistor Q3 via the series circuit comprising 
resistor 12 and diode 15 which controls the direction of 
current through transistor Q3. In particular, the cath- 
ode of diode 15 is connected to the collector of transis- 
tor Q3. Source 23 is connected to ground or other 
suitable reference potential via filter capacitor 14. 
Resistor 17 is connected between the base and emit- 
ter electrodes of transistor Q3. The emitter electrode of 
transistor Q3 is also connected to the anode of diode 
18, the cathode of which is returned to the base of 
transistor Q3. 
Input source 22 is connected to the base electrode of 
transistor Q5 and the collector electrode of transistor 
Q4. The emitter of NPN transistor Q5 is connected to 
ground or other suitable potential source. The collector 
electrode of transistor Q5 is connected to the base of 
transistor Q4 and to the cathode of diode 18 via resistor 
19. The emitter electrode of PNP transistor Q4 is con- 
nected via resistor 21 to the cathode of diode 18 which 
is also connected to the base ellectrode of transistor Q4 
via capacitor 20. 
In discussing the operation of the circuit, it is initially 
considered that the circuit is in the off condition. 
Under these conditions, the signals supplied by input 
sources 22 and 24 are each of a relatively negative or 
ground potential. 
If now, it is considered that the signal supplied by 
source 24 switches to a positive level while the signal 
supplied by source 22 remains at ground, transistor Q5 
remains off while transistor QI is rendered conductive. 
When transistor Q1 is conductive, a current path exists 
from source 23 to ground via the collector-emitter path 
of transistor Q1. Conduction by transistor Q1 effec- 
tively lowers the voltage at the base electrode of tran- 
sistor Q2 wherein transistor Q2 is rendered conductive. 
When transistor Q2 is renderled conductive, the base 
electrode of transistor Q3 is effectively connected to 
source 23 whereby transistor Q3 is rendered conduc- 
tive as well. Thus, there exists from source 23 to output 
device 25 current paths through transistors Q3 and Q2. 
The currents are summed and supplied to output de- 
vice 25. No current flows through transistors Q4 or Q5 
inasmuch as transistor QS is maintained non-conduc- 
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tive by the input signal supplied thereto. transistors Q6 and Q7 operate to effectively invert the 
Considering now the condition wherein the signal signal produced by source 224 which is applied to the 
supplied by source 22 becomes positive and the signal base electrode of transistor Q5 relative to the signal 
supplied by source 24 becomes negative, transistor Q1 applied to the base of transistor Q1. That is, source 226 
is rendered non-conductive while transistor Q5 be- 5 is considered to be a relatively positive source. Conse- 
comes conductive. When transistor QS is conductive, quently, the base electrode of transistor Q5 is effec- 
transistor Q4 is biased conductive whereby transistor tively connected to a positive source and transistor Q5 
Q5 is effectively latched in the conductive condition is conductive when the signal supplied by input source 
and a current path exists, from output device 25 to 224 is relatively negative. Transistor Q6 is rendered 
ground. Thus, this circuit operation has the effect of 10 non-conductive by these signal conditions. Concur- 
“sinking” current from output device 25. Furthermore, rently, the relatively negative input signal from source 
conduction by transistor Q5 tends to bias transistor Q3 224 is supplied directly to the base electrode of transis- 
in the off condition. Thus, the circuit tends to stabilize tor ~1 wherein this latter transistor is rendered non- 
in either condition, as determined by the input signal conductive. 
supplied thereto. That is, either circuit portion 100 and 15 However, when the signal supplied by source 224 
101 is operative. Moreover, the respective operations switches and becomes relatively positive, the base of 
of the circuits tends to effectively render one circuit transistor ~1 is effectively switched positive wherein 
portion conductive while driving the other circuit por- this transistor becomes conductive. Likewise, the base 
tion non-conductive. Thus, more rapid switching from electrode of transistor Q6 receives the positive input 
one condition to the other is implemented. 2o signal from source 224 via transistor Q7. When transis- 
Incidentally, it is conceivable that both input sources tor Q6 is rendered conductive, the base electrode of 
concurrently. In this case, each of the circuit portions sistor Q6. Consequently, transistor Q5 is then rendered 
100 and 101 will be rendered operative in the respec- non-conductive. 
tive manners described supra. Thus, circuit portions 25 Clearly, with the insertion of the inverter network 
loo and tend to supply current to Output de- comprising transistors Q6 and Q7, resistors 212 and vice 25, while circuit portion 101 will simultaneously 213 and 226, a single alternating input signal 
this condition will result in a somewhat indeterminate 3o the circuit. 
Once the signals supplied by source 224 effectively circuit operation and is undesirable. However, the cir- cuit will not “latch” in this condition. In fact, the last control the operation of transistors Q1 and Q5, the remaining input signal (when one input signal is termi- remainder of the circuit operation is similar to that of nated) will control the circuit operation. This kind of the circuit operation described supra relative to FIG. 1. operation has an advantage in that precise tolerances 
35 A detailed redescription of this operation is deemed are not required in the application of input signals to unnecessary at this time. this circuit. 
Of course, if this type of operation is completely Referring now to FIG. 3, there is shown a schematic 
undesirable or power requirements which are diagram of another embodiment of the instant inven- 
intolerable, the circuit modification shown in FIG. 2 tion wherein the circuit produces a plurality of output 
40 signal levels. The circuit shown in FIG. 3 is substan- can be utilized. 
Referring now to FIG. 2, there is shown a schematic tially similar to the circuits shown in FIGS. 1 and 2. The 
diagram of a circuit which is similar to the circuit similar components bear similar reference numerals 
shown in FIG. 1. Components in the circuit of FIG. 2 with the prefix 3. For example, source 23 in FIG. 1 is 
which are similar to the components of the circuit of equivalent to source 323 (or source 323’) in FIG. 3. In 
FIG. 1 bear similar reference numerals with the addi- 45 addition, inasmuch as two substantially similar circuit 
tion of prefix 2. For example, source 223 in FIG. 2 is Portions 100 and 100‘ are Shown in FIG. 3, Similar 
equivalent to source 23 in FIG. 1. components in the separate circuit portions bear the 
Comparison of the schematic diagrams will indicate same reference numerals with one circuit portion being 
the similarity therebetween. However, the circuit Primed. 
shown in FIG. 2 is modified to require only a single 50 In the circuit shown in FIG. 3, sources 323 and 323’ 
input source 224. This modification includes source may be designed to provide different voltage levels. For 
226 which is connected via resistor 212 to the common example, Source 323 may Produce a voltage of approxi- 
junction between the base electrode of transistor Q5 mateb 100 volts while Source 323‘ may produce a 
and the collector electrode of transistor Q4. This com- signal of 50 volts. 
mon junction was previously connected to input source 5 5  Depending upon the application of input signal A 
22. In addition, the aforementioned common junction from source 324, input signal B from source 322, or 
is connected to a reference potential via NPN transistor input signal c from source 324‘, circuit portions 100, 
Q6. In particular, the emitter electrode of transistor Q6 100’ or 101 are effectively rendered conductive. As 
is connected to ground or other suitable reference indicated in the description of the operation relative to 
potential. 60 the circuit shown in FIG. 1, application of input signal 
The base electrode of transistor Q6 is connected to A by source 324 will render circuit portion 100 con- 
the collector electrode of NPN transistor Q7. The base ductive wherein the signal VCC, (supplied by source 
electrode of transistor Q7 is connected via resistor 213 323) is applied to output device 325 via circuit path 
to source 226. The emitter electrode of transistor Q7, comprising resistor 312, diode 315, transistor Q3 and 
as well as the base electrode of transistor Q1, is con- 65 diode 351. 
nected to input source 224. Similarly, application of input signal C (supplied by 
In operation, the circuit in FIG. 2 operates substan- source 324’) will cause the signal VCCz to be supplied 
tially similarly to the circuit shown in FIG. 1. However, from source 323’ to output device 325. 
24 and 22 Positive transistor Q5 is effectively clamped to ground via tran- 
tend to sink current from Output device 25’ Typica11y9 224 can be utilized to control the operation of 
this type circuit ma'y be used-in an X-Y matrix driver 
and is especially adaptable to liquid crystal display 
devices. The driver circuit can be used as a voltage 
driver where low power, high speed switching is de- 
sired. Similarly, the ,circuit provides a minimum cow- 
plexity type of circuit with independence from beta and 
power supply variations. which is highly desirable in 
many circuit applications. 
The circuits shown and described are illustrative only 
and represent preferred embodiments of the instant 
invention. Those skilled in the art will recognize that 
certain modifications may be made to the circuits. 
However, any such niodifications which fall within the 
purview of this description are intended to be included 
therein. The scope of the invention is determined only 
by the claims appended hereto. 
Having thus claimed and described the preferred 
embodiments of the instant invention, what is claimed 
is: 
1. A circuit comprising: 
input means for supplying first and second voltage 
level signals, 
output means, 
source means for supplying a plurality of reference 
potentials, 
first circuit means including first and second semi- 
conductor devices having the respective conduc- 
tion paths thereof connected between said source 
means and said output means in order to selectively 
supply a first of said plurality of reference poten- 
tials to said output means, and 
second circuit means including third and fourth semi- 
conductor devices, said third semiconductor de- 
vice having a conduction path connected from said 
output means to said source means and a second of 
said plurality of reference potentials, said fourth 
semiconductor device having a conduction path 
thereof connected between said output means and 
said source means in order to selectively supply a 
third of said plurality of reference potentials to said 
output means, said fourth device further connected 
to said third device to selectively control the con- 
duction of said third device, 
said input means connected to said first circuit means 
and to said second circuit means and adapted to 
selectively render said first circuit means conduc- 
tive when said input means supplies said first volt- 
3,952,212 
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In the alternative, application of input signal B by 
source 322 will render circuit portion 101 conductive 
wherein output device 325 is connected to ground. 
Diodes 318 and 318' function in the manner of diode 
18 described relative to FIG. 1. Diodes 351 and 351' 5 
serve to decouple circuit portions 100 and 100' when 
one or the other thereof is operative. Likewise, diodes 
350 and 350' also serve to decouple circuit portions 
100 and 100' when one or the other thereof is opera- 
tive. '0 potential, 
That is, if a relatively positive output signal is sup- 
plied by circuit portion 100 to output device 325, this 
positive signal cannot be supplied to the emitter elec- 
trode of transistor Q3' because of diode 351'. In addi- 
tion, the relatively positive OUtpUt Signal is isolated 
from the base electrode of transistor Q3' by means of 
diode 350'. The similar operation is effected by diodes 
350 and 351 relative to a relatively positive signal pro- 
duced by circuit portion 100'. 
may be used in many driver applications. For example, 
age level signal thereto ,and said second circuit 
means conductive when said input means supplies 
said second voltage level signal thereto, 
said first circuit means selectively rendered conduc- 
tive to f o m  a current path from said 
to said output means via the condu 
said first and second. semiconductor devices to 
thereby charge said output means with a potential 
substantially equal to that of said first reference 
said second circuit means selectively rendered con- 
ductive to form a current path from said output 
means to said source means via the conduction 
path of said fourth semiconductor device to 
thereby substantially discharge said output means 
to said third reference potential. 
2, The circuit recited in claim 1, wherein said first 
and second semiconductor devices are interconnected 
to be normally non-conductive, 
connected to Thus, there is shown and described a circuit which 20 said input 
second semiconductor devices 
cocduction thereof when said input means supplies 
said first voltage level signal, so that each of said 
first and second semiconductor devices becomes 
conductive and latches in the conductive condi- 
tion. 
cuit recited in claim 1 wherein said first and 
iconductor devices are of different conduc- 
25 
3o tivity-types. 
4. The. circuit recited in 
' . and fourth semiconductor 
to be normally non-conductive, 
said input means connected to sal 
35 semiconductor devices t0 selectively cause con- 
duction thereof when said input, means supplies 
tive and latch in the co 
40 5. The circuit recited wherein said input 
means includes separat 
each of said first and second circuit means to control 
the operation thereof indepen'dently. 
4. The circuit recited in claim 1 including inverter 
45 means connected between said input means and one of 
said first and second circuit means whereby said first 
and second circuit means receive mutually different 
input signals. 
7. The circuit recited in claim 6, wherein said in- 
50 verter means includes fifth and sixth semiconductor 
the conduction path of said fifth semiconductor de- 
vice connected between a control electrode of said 
fourth semiconductor device and said source 
means in order to supply said third of said plurality 
of reference potentials to said control electrode, 
whereby the voltage level of a signal received at 
said control electrode of said fourth device is dif- 
ferent from the voltage level of a corresponding 
signal supplied by said input means to said first 
circuit means, and 
the conduction path of said sixth device connected 
between said input means, and said fifth device to 
control the operation of said fifth device. 
8. The circuit recited in claim I, wherein said input 
means is connected to a control electrode of said first 
and fourth semiconductor devices respectively. 
devices, 
55 
60 
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9. A driver circuit comprising: 
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first and second input means, each supplying first and substantially equal to that of said first reference 
output means, said second current means selectively rendered con- 
source means for supplying a plurality of reference ductive to form a current path from said output 
potentials, 5 means to said source means via the conduction 
first circuit means including first and second semi- path of said fourth semiconductor device to 
conductor devices having respective conduction thereby substantially discharge said output means 
paths thereof connected between said source to said second reference potential. 
means and said output means in order to selectively 10. The driver circuit recited in claim 9, wherein said 
supply a first of said plurality of reference poten- 10 first and second semiconductor devices are intercon- 
tials to said output means, and nected to be normally non-conductive, said first input 
including third and fourth semi- means connected to one of said first and second semi- 
conductor devices, said third semiconductor de- conductor devices to selectively cause conduction 
,,ice having a respective conduction path thereof thereof when said first input means supplies said first 
connected between said output and said 15 voltage level signal thereto, whereby each of said first and second semiconductor devices becomes conduc- fourth semiconductor device, said fourth semicon- tive and latches in the conductive condition, ductor device having a conduction path thereof said third and fourth semiconductor devices inter- 
connected to be normally non-conductive, said connected between said output means and said 
trode of said fourth semiconductor device to selec- plurality of reference potentials to  said output 
tively cause conduction thereof when said second means, said fourth semiconductor device further 
input means supplies said first voltage level signal connected to a control electrode of said third semi- 
conductor device to selectively control conduction thereto, whereby each of said third and fourth 
of said third device, 25 semiconductor devices becomes conductive and 
said first input means connected to said first circuit latches in the conductive condition. 
means and adapted to selectively render said first 11. me driver circuit of claim 9, including further 
circuit conductive when mid first circuit means respectively connected between said 
means supplies said first voltage level signal output means and said source means in order to selec- 
thereto, 30 tively supply a third of said plurality of reference poten- 
said second input means connected to  said second tials to said output means, and 
circuit means and adapted to selectively render at least one additional input means respectively con- 
said second circuit means conductive when said nected to said further first circuit means to control 
second input means supplies said second voltage the operation thereof, said further first circuit 
level signal thereto, means selectively rendered conductive to form a 
said first circuit means selectively rendered conduc- current path from said source means to said output 
tive to form a current path from said source means means to thereby charge said output means with a 
to said output means via the conduction paths of potential substantially equal to that of said third 
said first and second semiconductor devices to reference potential. 
second voltage level signals, potential, 
second circuit 
Source IlleanS in Order to a second Of said 20 second input means connected to a control elec- 
35 
thereby charge said output means with a potential 40 * * * * *  
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